

Evaluation of Hot Carrier Impact on Lateral-DMOS with LOCOS feature

Ali HOUADEF^{(1)*}, Boualem DJEZZAR⁽²⁾

⁽¹⁾ Signals and Systems Laboratory (LSS), Institute of Electrical and Electronic Engineering (IGEE) M'Hamed Bouguerra University of Boumerdes (UMBB), Boumerdes, Algeria

⁽²⁾ Reliability of Semiconductor Components Team (FCS), Microelectronics and Nanotechnology Division (DMN), Centre de Développement des Technologies Avancées (CDTA), Algiers, Algeria

* a.houadef@univ-boumerdes.dz

Abstract: Hot carrier stress is evaluated on a laterally diffused MOSFET (LDMOS) by TCAD simulation. The device under test is obtained from process simulation under a 1 μ m CMOS flow available at CDTA. The n-type transistor uses the LOCOS (local oxidation of silicon) and single RESURF (reduced surface field) features. Using the trap degradation model, degradation over time and different biases, the shift of threshold voltage V_{TH} , ON-state resistance R_{ON} , saturation current I_{Dsat} , and device lifetime are extracted. The shifts were found to be manageable, they have a single process mechanism and are due to hot electrons in our case. But, flicker noise assessment under the same stress shows noticeable instabilities.

Keywords: LDMOS, Hot Carrier Stress, LOCOS, Flicker noise

1. INTRODUCTION

LDMOS transistors are an essential component of modern high voltage (HV) and RF circuits. It is a standard because it presents a lot of flexibility from operating conditions like voltages, currents, and temperatures [1]. LDMOS transistors are also compatible with many process technologies, allowing more integration [2], [3]. LDMOS devices are present in extremely downscaled technologies like 22nm, as well as in circuits that use large feature sizes like 1 μ m [4], [5].

The characterization of hot carrier injection (HCI) by TCAD simulation depends heavily on the sizing of the transistor, thus an adequate selection of physical models is obligatory. Many recent papers use degradation models that take into account single-particle (SP) and multiple-particle (MP) processes to describe the bond breakage and the interface trap formation, which is often found in scaled-down devices [6]. Some other works solve the full-Boltzmann equation (full-band Monte-Carlo), but it is computationally heavy [7]. In our case, the device under test is an n-type LDMOS obtained from the 1 μ m CMOS technology [8], [9]. It has been proven that HCI for such devices is primarily induced by hot electrons [10]. Therefore, we modeled the HCI using the trap degradation model available in Sentaurus device [11].

As the amount of power carried by an RF analog signal is significant, it is necessary to evaluate the degradation. In practice, the RF signal is held at the cutoff frequency for a prolonged stress time, then trace the output characteristic [12]. But in simulation, and due to the complexity of the physical models required, we encountered few convergence issues. Thus, we proceeded to quasi-static stress, that is a DC stress followed by RF evaluation.

Flicker noise, also called $1/f$ noise, found approximately in 100KHz to 1MHz, also relates to the Si/SiO₂ interface. One of the core assumptions about its mechanism is that random trapping/detrapping of charges induce carrier density fluctuations, which in turn translates into flicker noise power modulation [13], [14]. Flicker noise is calculated using the impedance field method [15], where diffusion, trapping, and generation-recombination noises are declared at once. From the extracted power spectral densities (PSD) and noise correlation coefficients (C_i), we have been able to evaluate the impact of HCI on flicker noise generation after various stress times.

This paper is organized as follows. In section II, we describe the device's technological parameters relevant to this research, physical models, and input parameters. Section III includes DC and AC results after stress. We conclude the paper in section IV.

2. SIMULATION SETUP

The 2D structure is obtained using Sprocess tool [16], where a CMOS process flow is used. The process uses a 1µm technology node that is available at CDTA [8], [9]. The LOCOS separation technique is used as a field oxide above the drift region, as shown in Fig. 1. The source and the body are shorted to suppress bipolar effects, that rise from the parasitic BJTs.

During the process simulation, at the LOCOS growth step, we used a gas mixture of H₂O, O₂, H₂, N₂O, and N₂ of partial pressures of 0.5, 0.5, 0.2, 1, and 1 respectively. The LOCOS thickness is 787 nm, the gate oxide thickness is 15nm. The N₂O dataset is saved for later use during the degradation simulation.

To evaluate the device using Sdevice tool, we used a global physics Fermi statistics to accurately model highly doped regions. Also, we chose the thermodynamic transport model to solve for the lattice temperature, and a device width of 1µm is set using the area factor function (not actual 3D). For Silicon, we modeled the mobility using the inversion and accumulation layer mobility model, coupled with the Hänsch model for high-field saturation [17]. For recombination, we used Shockley–Read–Hall with doping and temperature dependence, Auger, and avalanche generation as well as the Slotboom model for the bandgap narrowing [18].

It has been reported, via simulations and experiments, that hot electrons are the main cause of HCI degradations in nLDMOS devices that use the LOCOS feature [7]. While a Monte Carlo simulation, that solves the full Boltzmann equations, is the most accurate, the well-calibrated trap degradation model is less computationally expensive. Thus, it is used to model the degradation at the Si/SiO₂ interface.

The Si/SiO₂ interface is passivated using hydrogen. After stressing the device, de-passivation occurs, leaving Si dangling bonds, which are responsible for trap formation. After early de-passivation, the remaining Si-H bonds N_{hb} follow the power-law defined as:

$$N_{hb} = \frac{N_{hb}^0}{1 + (vt)^\alpha} \quad (1)$$

where N_{hb}^0 is the initial concentration of Si-H bonds, v is the reaction constant and is stress-dependent and varies between 0 and 1. According to ab-initio density functional simulation [19], the detached

hydrogen could have a negative charge. The accumulation of such charges will change the electric potential, dictating the afterward breaking. This phenomenon is formulated in equation 2, describing the activation energy:

$$\varepsilon_A = \varepsilon_A^0 + (1 + \beta)kT \ln\left(\frac{N - N_{hb}}{N - N_{hb}^0}\right) \quad (2)$$




Fig. 1 Final structure net-doping profile.

where N is the total Si-Bonds, $N - N_{hb}$ is the concentration of the released hydrogen. The last term represents the Si-H density-dependent change with a pre-factor $(1+\beta)$. In our simulation, we took into consideration various reaction enhancement factors such as hot carrier current and tunneling. We summarized the parameters of the traps in Table 1.

Table 1 Input Trap Parameters

Parameter	Properties
Initial trap concentration	5e8 cm ⁻²
Central energy of the trap distribution.	@ MidGap
Trap Type	Acceptor
Total silicon-bond concentration (maximum)	5e12 cm ⁻²
Critical trap concentration	1e12 cm ⁻²
Passivation coefficient	0
Equilibrium activation energy of hydrogen on Si-H bonds	0.2
De-passivation coefficient	1e-8
Parameters of the electric field-dependent terms of the Si-H bond energy and the activation energy	(0 1.0 2e-3 0.33)
Parameters of the tunneling and hot carrier-dependent terms of the de-passivation constant	(1.0 1.0 6e6 0.33)
Fowler–Nordheim tunneling enhancement parameters for the Degradation model de-passivation constant	(1e6 1.0)
Parameters of hydrogen diffusion in oxide	(2e-7 1e-15 0.05 1 1e13 15.0)
Gate Current	At the gate: Lucky and Fowler–Nordheim

3. DEGRADATION RESULTS

A. DC ANALYSIS

The first result to check is the evolution of the total generated interface traps over time. The gate and drain various bias values all fall under the device safe operating area (no drain-on-state breakdown occurs). However, according to Fig. 2, the SOA could be more precisely defined. Meaning, we need to reduce the total number of interface traps (N_{it}), it must be as low as possible. We get such a case under medium gate and drain stress. In fact, under $V_{GS} = 3V$ and $V_{DS} = 10V$, the N_{it} curve is at the bottom. Although it is in the same order of magnitude as in other conditions, the effect on lifetime is significant.

Such a generation of interface traps could be accelerated by ramping the device temperature it is the method used experimentally to avoid long stress times [20]. The temperature impact on the device is manifested as a higher leakage current, higher threshold voltage, lower saturation current and as a result, a lower transconductance, as shown in Fig. 3. Such distortion in the characteristic of the stressed device will ultimately translate into inferior RF performance than of a fresh transistor. Although the lattice temperature will rise, we kept the starting temperature at 300K, as the DC stress is already exaggerated than a real-life condition.

The bond breakage from collisions with hot electrons is called a single process (SP) mechanism. If the carriers were cold and yet bond breakage still happens, then it is called a multiple process (MP) mechanism. We can firmly attribute our device degradations to energetic electrons because we are noticing, on a logarithmic scale, a one-directional linear shift in V_{TH} , R_{ON} , and I_{Dsat} on Fig. 4, 5, and 6 respectively. If an MP mechanism were to occur, cold carriers will involve holes and not electrons. Trapped holes will create a negative mirror charge. By then, the shift will be slow in small stress times, or change directionality [21].




Fig. 2 Evolution of N_{it} over time at Si/SiO₂ interface




Fig. 3 Accelerated DC stress by device temperature ramping




Fig. 4 Threshold voltage degradation over time under various drain stress biases




Fig. 5 ON-Resistance degradation over time under various gate stress biases




Fig. 6 Saturation current degradation over time under various gate stress biases

It is worth mentioning that the N_{it} value under low bias is still higher than N_{it} under medium bias as shown in Fig. 2. The impact of drain-induced barrier lowering (DIBL) on the amount of carrier scattering and fluctuation in mobility is another potential mechanism to explain this behavior. DIBL is often tied to the size and layout of the device. This paper does not present any scattering formalism.

Technologically speaking, the uneven gate oxide and the gradually increasing LOCOS thicknesses are the cause of hot electrons. However, it has been reported that the total amount of damage is similar to more advanced field oxides (FOX) such as shallow trench isolation, even if the underlying mechanism is different [10].

The maximum electron temperature in Fig. 7, which clearly shows the bird's beak reaches the highest values, further supporting our assertion about the damage location. Under high stress, up to 4300K is reached, and under SOA V_{DS} values, e-Temperature is between 2500K to 4000K.

Furthermore, we extracted the normal-field right under the LOCOS region, as shown in Fig. 8. Again, in low V_{DS} bias, the damage is situated under the right side of the channel, while the wider and higher value peaks are

under the bird's beak. A final screenshot of the electron temperature distribution under $V_{DS} = 30V$ and $V_{GS} = 8V$ is also provided in Fig. 9. An estimation of the device lifetime is presented in Fig. 10. If we allow a 10% decrease from the peak lifetime, the drain voltage has to be between 6.5 and 10V and the gate voltage should be 3V. This way, we will achieve full inversion, prevent channel modulation, thus reducing HCI. Any other bias conditions mean improved performance and a shorter lifetime.




Fig. 7 Maximum electron temperature over the device with $V_{GS}=8V$




Fig. 8 e-Normal cut at C1 with $V_{GS}= 8 V$




Fig. 9 Electron Temperature Distribution under $V_{GS}= 8V$, (A) under $V_{DS}= 0.1V$, (B) under $V_{DS}= 30V$.




Fig. 10 Device lifetime as a function of drain bias under different gate voltages

B. AC ANALYSIS

In this section, due to the amount of power RF signal delivers, we chose the hydrodynamic transport model for more accuracy. For noise evaluation, we studied the impact of HCI with bulk flicker noise, with trapping, and diffusion noise models activated for both carrier types [11], [15], [22]. Fowler–Nordheim tunneling model is not included in this section as it causes convergence problems.

The shifts in V_{TH} and R_{ON} entail shifts in transconductance (g_m) and output conductance (g_d), respectively. We examined these parameters under 1 MHz, within the electrical SOA for a fresh device, and after 10^5 seconds. The results plotted in Fig. 11 show a significant reduction in both parameters after prolonged stress. Both of these parameters reflect already RF degradation as they are deficiencies of the maximum oscillation and cut-off frequencies. Also, we examined the change in the gate capacitance (C_{gg}) under both low (100 MHz), and high frequencies (100 GHz) (frequencies where flicker noise is absent), both before and after DC stress. The results are plotted in Fig. 12. Under HF, no change is observed. But, in LF, ΔV_{TH} impact is directly observed. Nonetheless, no shift in the total capacitance value, especially after 4 V. This result justifies our focus on the next analysis of flicker noise.

All major DC and RF parameters are recapitulated in Table 2. The most noticeable shift is the subthreshold swing (SS_{sat}) at $V_D = 10V$, which increased by 26% after 10^4 seconds.




Fig. 11 Dynamic g_m and g_d evaluated for a fresh and stressed device under 1 MHz




Fig. 12 Gate-to-gate capacitance evaluation after stress under LF and HF signals.

We also noticed an increase in peak f_{MAX} measured after a 10 dB power loss from the initial value. Along with the fluctuations noticed in the gate voltage at peak f_{MAX} ($V_{gfMaxPeakdB}$), and the maximum oscillation frequency ($f_{MaxPeakf_q}$), it is clear that traps cause instability issues in the AC regime. These results will be used to build a SPICE model, to check how these shifts impact performance at the circuit level.

Table 2 Additional Noticeable DC and AC Shifts After Various Stress Times

Parameter	After $t=0s$	After $t=10^3s$	After $t=10^4s$
V_{tgmSat} (V)	2.4	2.5	2.57
$V_{ligmSat}$ (V)	0.836	0.96	1.2
SS_{Sat} (mV/dec)	127	128	171
g_{mSat} (S)	8.59E-4	8.5E-4	8.47E-4
f_{tPeak} (GHz)	4.43	4.43	4.44
$f_{MaxPeakdB}$ (GHz)	25.09	25.25	25.22
$V_{gfMaxPeakdB}$ (V)	4	4.33	3.33
$f_{MaxPeakf_q}$ (GHz)	23.36	23.61	23.5
$V_{gfMaxPeakf_q}$ (V)	4	4.33	4.33

For the flicker noise AC sweep, after the same DC stress, we ramped down the voltages to 0V. Then, we biased the drain at 10V and simulated the device from 0.1Hz to 10^{13} Hz for each gate bias point. Fig. 13 illustrates the PSD of the gate and drain noise spectral densities (S_{VG} and S_{VD}) for $V_{GS}=3V$ knowing that P_{av} is calculated using the equation below [23]:

$$P_{av} = \int_{f_1}^{f_2} S_{v_n} df \quad (3)$$




Fig. 13 Gate and drain voltage noise spectral density as a function of frequency after different stress times and $V_{GS} = 3V$ during the RF sweep.

Practically, there is a direct correlation between the number of interface traps and S_{VG} , corresponding to the theory which states that the origin of $1/f$ noise is N_{it} . The channel surface fluctuations, caused by the random trapping and de-trapping of the charges near the Si/SiO₂ interface, modulates the carrier density. Although this theory is backed by experimental measurements, the value of S_{VG} after 10^5 seconds remains to be checked, as it could be based on inconsistencies that relate the value of the mobility after the band-gap narrowing occurs, which in turn, influences the impedance field method (IFM) used in this simulation.

Finally, the noise correlation coefficient (C_i) between the gate and drain noise current sources as a function of frequency is calculated and plotted in Fig. 14. C_i is defined as [23]:

$$C_{i_{n_{v_n}}} = \frac{S_{i_{n_{v_n}}}}{\sqrt{S_{i_n} S_{v_n}}} \quad (4)$$




Fig. 14 Correlation coefficient between the gate and drain noise current sources as a function of frequency after different stress times and $V_{GS} = 3V$ during the RF sweep.

In LF, the real part of C_i is practically null, as this is a thermal channel noise, which produces “drain-channel” and “induced-gate” noise. Since LDMOS transistors generally have a long channel length, operate at high voltages and temperatures, C_i is more pronounced. The “gate-to-gate” and “drift-gate” capacitances are strongly impacted by the N_{it} build-up.

According to Fig. 13 and 14, $1/f$ noise is noticeably sensitive to HCS [24]. This evaluation helped us to choose the best operating conditions, not only electrically, but also the best frequency band. Since the final application of this transistor will be for broadband RF amplifiers and/or microwave oscillators, this characterization is required. Besides, it could serve as a verification of interface states results obtained from charge pumping measurements as done in [25].

Practical solutions to avoid flicker noise depend heavily on the final circuit application and requirements. If the circuit allows a discrete LDMOS, then a different process flow is the easiest solution. Otherwise, a designer can change the circuit to depend on a pLDMOS rather than an nLDMOS, as it will exhibit one-tenth the amount of flicker noise [13]. It is also important to note that avoiding flicker noise by operating in weak inversion regimes is not advised as we pointed out that low bias is not optimal for the device lifetime.

4. CONCLUSION

In this paper, an adequate evaluation of the SOA of an nLDMOS is carried out. The DC hot carrier stress allowed us to extract the best electric bias conditions and subsequently obtaining the longest lifetime.

The gate and drain voltages must remain under medium values.

Also, we report that flicker noise is more sensitive and undergoes a more noticeable shift. Thus, we proposed practical solutions to reduce such degradation such as using a different process flow or opting for a p-type LDMOS.

Electrothermal simulations are not sufficient for the final determination of the SOA, because many degradation phenomena such as bias temperature instability and electromigration will alter. Furthermore, the characteristics, which are a subject for future studies.

Acknowledgment

This work was supported by Directorate General for Scientific Research and Technological Development/Ministry of Higher Education and Scientific Research of Algeria (DGRSDT/MESRS). In addition, this research work is done in collaboration between FCSteam, DMN of CDTA, and LSS team of IGEE(ex: INELEC), so we would like to thank them for their helps and discussions.

References

- [1] M. Belaïd, K. Ketata, M. Gares, J. Marcon, K. Mourgues, and M. Masmoudi, « 2-D simulation and analysis of temperature effects on electrical parameters degradation of power RFLDMOS device », Nucl. Instrum. Methods Phys. Res. Sect. B Beam Interact. Mater. At., vol. 253, no 1-2, p. 250-254, 2006.
- [2] Y.-S. Pang, « Dependence of electrical characteristics of improved BCD nLDMOS on process and structural parameters », J. Korean Phys. Soc., vol. 59, no 2, p. 416-420, 2011.
- [3] Z. Lee, R. Zwingman, J. Zheng, W. Cai, P. Hurwitz, and M. Racanelli, « A modular 0.18 μm analog/RF CMOS technology comprising 32 GHz FT RF-LDMOS and 40V complementary MOSFET devices », in 2006 Bipolar/BiCMOS Circuits and Technology Meeting, 2006, p. 1-4.
- [4] Y.-T. Wu et al., « Simulation-based study of hybrid fin/planar LDMOS design for FinFET-based system-on-chip technology », IEEE Trans. Electron Devices, vol. 64, no 10, p. 4193-4199, 2017.
- [5] X. Luo, B. Zhang, Z. Li, Y. Guo, X. Tang, and Y. Liu, « A novel 700-V SOI LDMOS with double-sided trench », IEEE Electron Device Lett., vol. 28, no 5, p. 422-424, 2007.
- [6] A. Bravaix, C. Guérin, V. Huard, D. Roy, J.-M. Roux, and E. Vincent, « Hot-carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature », in 2009 IEEE International Reliability Physics Symposium, 2009, p. 531-548.
- [7] E. Riedlberger, C. Jungemann, A. Spitzer, M. Stecher, and W. Gustin, « Comprehensive analysis of the degradation of a lateral DMOS due to hot carrier stress », in 2009 IEEE International Integrated Reliability Workshop Final Report, 2009, p. 77-81.
- [8] M. Boubaaya, F. HadjLarbi, S. Oussalah, « Simulation of Ion Implantation for CMOS 1 μm Using SILVACO Tools », in the 24th International Conference on Microelectronics (ICM'12), Algiers, Algeria, Dec. 2012, pp1-3.
- [9] B. Djezzar and M. T. Bellaroussi, « Process and Device Simulation of 1.2 μm - Channel N-well C-MOS Technology », in the 5th International Conference on Microelectronics (ICM'93), Dhahran, Saudi Arabia, Dec. 1993, pp.28-32.
- [10] A. N. Tallarico et al., « Hot-carrier degradation in power LDMOS: Selective LOCOS-versus STI-based architecture », IEEE J. Electron Devices Soc., vol. 6, p. 219-226, 2018.
- [11] « SentaurusTM Device User Guide ». sept. 2017.
- [12] Freescale Semiconductor, Inc., « 50V RF LDMOS: An ideal RF power technology for ISM, broadcast and commercial aerospace applications », 2011.
- [13] M. Golio, RF and microwave semiconductor device handbook. CRC press, 2017.
- [14] J. Lee and G. Bosman, « Comprehensive noise performance of ultrathin oxide MOSFETs at low frequencies », Solid-State Electron., vol. 48, no 1, p. 61-71, 2004.
- [15] F. Bonani and G. Ghione, « Generation-recombination noise modeling in semiconductor devices through population or approximate equivalent current density fluctuations », Solid-State Electron., vol. 43, no 2, p. 285-295, 1999.
- [16] « SentaurusTM Process User Guide ». sept. 2017.
- [17] W. Hänsch and M. Miura-Mattausch, « The hot-electron problem in small semiconductor devices », J. Appl. Phys., vol. 60, no 2, p. 650-656, 1986.
- [18] J. Slotboom and H. De Graaff, « Measurements of bandgap narrowing in Si bipolar transistors », Solid-State Electron., vol. 19, no 10, p. 857-862, 1976.
- [19] B. Tuttle and C. G. Van de Walle, « Structure, energetics, and vibrational properties of Si-H bond dissociation in silicon », Phys. Rev. B, vol. 59, no 20, p. 12884, 1999.
- [20] H. Jiang, S. Shin, X. Liu, X. Zhang, and M. A. Alam, « Characterization of self-heating leads to universal scaling of HCI degradation of multi-fin SOI FinFETs », in 2016 IEEE International Reliability Physics Symposium (IRPS), 2016, p. 2A - 3.
- [21] S. Liu et al., « A review on hot-carrier-induced degradation of lateral DMOS transistor », IEEE Trans. Device Mater. Reliab., vol. 18, no 2, p. 298-312, 2018.
- [22] J.-P. Nougier, « Fluctuations and noise of hot carriers in semiconductor materials and devices », IEEE Trans. Electron Devices, vol. 41, no 11, p. 2034-2049, 1994.
- [23] « SentaurusTM Visual User Guide ». sept. 2017.
- [24] A. Houadef and B. Djezzar, « HCI Degradation of LOCOS-based LDMOS

- Transistor fabricated by 1 μ m CMOS Process », in 2020 International Conference on Electrical Engineering (ICEE), 2020, p. 1-6.
- [25] B. Boukriss, H. Haddara, S. Cristoloveanu, and A. Chovet, « Modeling of the 1/f noise overshoot in short-channel MOSFETs locally degraded by hot-carrier injection », IEEE Electron Device Lett., vol. 10, no 10, p. 433-436, 1989.